



### Block Diagram of Intel 8086

The 8086 CPU is divided into two independent functional units:

- 1. Bus Interface Unit (BIU)
- 2. Execution Unit (EU)





Block Diagram of Intel 8086


38 nzt 2 219 160

W/333

Ċv

#### Features of 8086 Microprocessor:

- 1. Intel 8086 was launched in 1978.
- 2. It was the first 16-bit microprocessor.
- This microprocessor had major improvement over the execution speed of 8085.
- 4. It requires +5V power supply.
- 5. It is available as 40-pin Dual-Inline-Package (DIP).
- 6. It consists of 29,000 transistors.
- 7. 8086 is a 16 bit processor. It's ALU, internal registers works with 16 bit binary word
- 8. 8086 has a 16 bit data bus. It can read or write data to a memory/port either 16 bits or 8 bit at a time
- 9. It can support up to 64K I/O ports.
- 10. It provides 14, 16-bit registers.
- 11. Executed instructions in as little as 400 ns (2.5 millions of instructions per second)
- 12. It is available in three versions:
- a. 8086 (5 MHz)
  - b. 8086-2 (8 MHz)
    - c. 8086-1 (10 M.Hz)




Pin diagram of 8086

## Intel 8086 contains two independent functional units:


late! 50% contains two independent

Bus Interface Unit (BIU)
 Execution Unit (EU)

Intel 8086 contains two independent, both units operate asynchronously to give the 8086 an overlapping instruction fetch and execution mechanism which is called as Pipelining. This results in efficient use of the system bus and system performance.



Pipelined architecture of the 8088/8086 microprocessor



Execution unit and Bus interface unit



The Bus Interface Unit (BIU) contains: - Bus Interface Logic, Segment registers, Memory addressing logic and a Six byte instruction object code queue (4-byte instruction object-code queue in case of 8088 microprocessor).

The Execution Unit (EU) contains: - Data and Address registers, the Arithmetic and Logic Unit and the Control Unit.

## Bus Interface Unit contains:

- Segment Registers
- Instruction Pointer
- 6-Byte Instruction Queue
- Address adder

## Execution Unit contains:

- General Purposes Registers
- Stack Pointer

Base Pointer


Index Registers

ALU

- Flag Register
- Instruction Decoder
- Timing & Control Unit

## Bus Interface Unit (BIU)

The BIU sends out addresses, fetches instructions from memory, reads data from memory and ports, and writes data to ports and memory. In other words the BIU handles all transfers of data and addresses on the buses for the execution unit.



#### The function of BIU is to:

- 1. Connects to 'outside' world
- It handles transfer of data and addresses between the processor and memory / IO.
- 3. It reads data from memory and I/O devices.
- It writes data to memory and I/O devices.
- It fetches instruction codes.
- 5. It stores fetched instruction codes in a FIFO register called QUEUE.
- Idle state is when BIU does not prefetch any instruction; Queue is full and EU is not requesting
- When the Q is not full OR EU is not asking for R?W from memory, the BIU will prefetch the next instruction in FIFO manner.
- Calculating the addresses of the memory operands.

The BIU also contains a dedicated adder which is used to generate the 20 bit **physical address** that is output on the address bus. This address is formed by adding an <u>appended 16 bit segment address</u> and a <u>16 bit offset address</u>.

#### The BIU has

I-. An instruction queue II. An Instruction pointer III. Segment registers

#### I- Instruction Queue

- To increase the execution speed, BIU fetches as many as six instruction bytes ahead to time from memory.
- 2. All six bytes are then held in first in first out 6 byte register called instruction queue.
- 3. Then all bytes have to be given to EU one by one.
- This pre fetching operation of BIU may be in parallel with execution operation of EU, which improves the speed execution of the instruction.




## II- Instruction Pointer (IP)

- The Instruction Pointer (IP) in 8086 acts as a Program Counter (PC).
- It points to the address of the next instruction to be executed.
- Its content is automatically incremented when the execution of a program proceeds further.
- The actual address is obtained by combining its content with CS register value of next code is CS:IP
- This is done during the Fetch Cycle.

### III- Segment Registers

The 8086 / 8088 microprocessor has 20-bit address lines. All the registers in 8086 / 8088 are 16-bits in length. Hence to obtain 20-bit addresses from the available 16-bit registers, all 8086 / 8088 memory addresses are computed by summing the contents of a segment register and an effective memory address. The process of adding, to obtain 20-bit address (Will be discussed later).



- Additional registers called segment registers generate memory address when combined with other in the microprocessor.
- A segment register points to the starting address of a memory segment.


The code segment register points to the starting address of the code segment.

The data segment register points to the starting address of the data segment.

The Stack Segment register points to the starting address of the stack segment.

The Extra Segment register points to the starting address of the data segment.

The maximum capacity of a segment may be up to 64 KB.





# In 8086 microprocessor, memory is divided into 4 segments as follow:

- Code Segment (CS): The CS register is used for addressing a memory location in the Code Segment of the memory, where the executable program is stored.
- Data Segment (DS): The DS contains most data used by program.
   Data are accessed in the Data Segment by an offset address or the content of other register that holds the offset address.
- 3. Stack Segment (SS): SS defined the area of memory used for the stack.
- Extra Segment (ES): ES is additional data segment that is used by some of the string to hold the destination data.



# Segmentation







The size of address bus of 8086 is 20 and is able to address 1 Mbytes ( ) of physical memory.

The compete 1 Mbytes memory can be divided into 16 segments, each of 64 Kbytes size.

The addresses of the segment may be assigned as 0000H to F000H respectively.

The offset values are from 0000H to FFFFH.

# Types of Segmentation





- A segment starts at a particular address and its maximum size can go up to 64 Kbytes. But if another segment starts along this 64 Kbytes location of the first segment, the two segments are said to be overlapping segment.
- The area of memory from the start of the second segment to the possible end of the first segment is called as overlapped segment.




 A segment starts at a particular address and its maximum size can go up to 64 Kbytes. But if another segment starts before this 64 Kbytes location of the first segment, the two segments are said to be Non-overlapping segment.

The main advantages of the greented memory scheme are








The different memory segmentations done in case of 8086 are

- Continuous
- partially overlapped
- fully overlapped and
- disjointed

This is shown in Fig.



Depiction of different types of segments

In the figure,

Segments-0 and 1—— Continuous

Segments-1 and 2—— Partially overlapped

Segments-2 and 3—— Fully overlapped

and Segments-2 and 4—— Disjointed


#### Execution Unit (EU)


The functions of execution unit are:

- 1. It receives opcode of an instruction from the QUEUE.
- 2. It decodes it and then executes it.
- 3. It tells BIU where to fetch the instructions or data from.
- 4. It contains the control circuitry to perform various internal operations.
- 5. It has 16-bit ALU, which can perform arithmetic and logical operations on 8-bit as well as 16-bit data.
- 6. Update the status and control flag
- 7. Generate address ( if necessary ) pass it to BIU and request BIU to fetch the data from the memory.
- 8. If Q is empty, EU waits for the next instruction byte to be fetched by BIU.

#### **Pipelining**


- While EU executes instructions, BIU fetches instructions from memory and stores them in the QUEUE.
- BIU and EU operate in parallel independent of each other.
- This type of overlapped operation of the functional units of a MP is called Pipelining.






#### How do BIU and EU work?

- · Fetch and execute cycles overlap
  - BIU outputs the contents of the IP onto the address bus
  - Register IP is incremented by one or more than one for the next instruction fetch
  - Once inside the BIU, the instruction is passed to the queue, this queue is a first-in-first-out register sometimes likened to a pipeline
  - Assuming that the queue is initially empty the EU immediately draws this instruction from the queue and begins execution
    - While the EU is executing this instruction, the BIU proceeds to fetch a new instruction.
      - BIU will fill the queue with several new instructions before the EU is ready to draw its next instruction
  - The cycle continues with the BIU filling the queue with instructions and the EU fetching and executing these instructions





### Arithmetic Logic Unit (ALU)

ALU is 16-bits wide. It can do the following 16-bits arithmetic operations

(i) Addition

(ii) Subtraction

(iii) Multiplication

(iv) Division

Arithmetic operations may be performed on four types of numbers:-

Unsigned binary numbers.

Signed binary numbers (Integers)

Unsigned packed decimal numbers

Unsigned unpacked decimal numbers

The ALU can also perform logical operations such as

TON (i)

(ii) AND

(iii) OR

(iv) EXCLUSIVE OR

(v) TEST

XOR

## Registers of 8086

# [14 16-bit registers]

In the CPU, registers are used store information temporarily. The information can be one or two bytes of data, or the address of data.

[AX, BX, CX, DX, CS, SS, DS, ES, SR, SP, BP, SI, DI, IP]

# 8086 Programmer's Model

**BIU** registers (20 bit adder)

	ES'
	CS
	SS
	DS
7711	IP .

Extra Segment Code Segment Stack Segment **Data Segment** Instruction Pointer

Accumulator

AX BX CX

DX

16 bit arithmetic

EU registers

1

AH	AL
(BH	BL
CH	CL
uDH	≱DL
description of the	P. T.
	Postania
	1
	)
FLA	GS ⊨ij i i i i i i i

**Base Register Count Register Data Register** Stack Pointer Base Pointer Source Index Register **Destination Index Register** 

51

i

#### Two types

1- General Purpose Registers : AX , BX, CX, DX

Holding data, holding variables, store temporary for counting purpose, storing offset address.

2- Special Purpose Registers: CS, SS, DS, ES, SR, SP, BP, SI, DI, IP Segment registers, pointers, index registers, program counter. Etc

## Four categories

- 1. General data Registers
- 2. Segment Registers
- 3. Pointers, Index Registers
- 4. Flag registers

## Registers of the 8086 by Category

Category	Bits	Register Names
General	16	AX,BX,CX,DX
	8	AH,AL,BH,BL,CH,CL,DH,DL
Pointer	16	SP (Stack Pointer), Base Pointer (BP)
Index	16	SI (Source Index), DI (Destination Index)
Segment	16	CS(Code Segment) DS (Data Segment) SS (Stack Segment) ES (Extra Segment)
Instruction	16	IP (Instruction Pointer)
Flag	16	FR (Flag Register)

### General Purpose Registers of 8086 (Multipurpose registers)


- These registers can be used as 8-bit registers individually or can be used as 16-bit in pair to have AX, BX, CX, and DX. These registers hold various data sizes (byte, word).
- Each of these 16-bit registers are further subdivided into two 8-bit registers.

. 16-bit i	X register
AH	AL
8-bit reg.	8-bit reg

The bits of the registers are numbered in descending order.

8-bit register:

				D7	D6	D5	D4	D3	D2	D1	DO	]		
:						16-	bit reg	ister:						
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	DI



- AX Register: AX register is also known as accumulator register that stores operands for arithmetic operation like divided, rotate. The accumulator is used for instruction such as multiplication, division, and some of the adjustment instruction
- 2. JBX Register: This register is mainly used as a base register. It holds the starting base location of a memory region within a data segment. The BX register some tomes holds the <u>offset address</u> of a location in the memory system.

- 3. CX Register: It is defined as a counter. Its holds the count for various instructions such as (repeated string instruction, shift, rotate and loop). The shift and rotate instructions use CL as the count, the repeated string instruction and loop instruction use CX.
- 4. **DX Register:** DX register is used to contain I/O port address for I/O instruction. DX holds a part of the result from a multiplication or part of the dividend before a division.

Special-Purpose Registers: Special-Purpose Registers include IP, SP, FLAGS and the segment register CS, DC, ES and SS.

## Base Pointer (BP)

Used to point data array in DATA Segment

## Index Pointers (SI, DI)

Used primarily in instructions which deals with long strings of bytes that need to be moved from one block in a memory to another

### 1- Source Index Register (SI)

Used to point to a byte or word in the current data segment that needs to be fetched as a part of a block of data, this register is always used with the DATA segment, i.e. OS:SI = physical address (e.g. used with string copy instructions as the source address for data)

## 2- Destination Index Register (DI)

Similar to SI, but used as a destination address in the extra segment for a byte or a word that is part of a block of data being transferred,

ES:DI physical address

### Stack Pointer (SP):


- Used in stack operation (?)
- Usage combined with SS
- The function of SP is stores the address of top element in the stack.

## Stack memory

#### What is the stack?

# The Stack is an area of memory for keeping temporary data.

- The stack is 64 KB used for temporary storage of information.
- The Stack is a Last In First Out (LIFO) memory. Data is placed onto the Stack Organized from software point of view as 32 KWs.
- SP contains an offset value to the stack segment. Therefore, (SS:SP) is the
  physical address of 1<sup>st</sup> storage location in the stack to which data were pushed.
  It is referred to as Top Of Stack (TOS)
- SP is initiated to FFFEH which is referred to as The Bottom of Stack (BOS)
- Processor pushes one word at a time.
- When a word is pushed, the SP is automatically decremented by 2 creating new location for two bytes and then the word is stored in this location. The reverse sequence occurs when data is POPPED from the Stack. The SP is incremented by 2.
- Stack grows from bottom of stack SS:FFFEH towards the end of stack SS:0000H



# Flag Registers of 8086 [ Status flags ]

- . 8086 has 16-bit status register.
- Status Flags determines the current state of the Accumulator.
- They are modified automatically by CPU after mathematical operations.
- This allows to determine the type of the result.
- Determine conditions to transfer control to other parts of the program
- It is also called Flag Register or Program Status Word (PSW).
- There are nine status flags and seven bit positions remain unused.
- 8086 has 9 flags and they are divided into two categories:

Condition Flags

Control Flags

	OF	DF	IF	TF	SF	ZF	AF	PF	CF
15			L.				<u> </u>		

	Condition Figs	Control Fees
	1. Carry Flag	1. Trap Flag
ı	2. Auxiliary Carry Flag	2. Interrupt Flag
	3. Zero Flag	3. Directional Flag
	4. Sign Flag	
	5. Parity Flag	
1	6. Overflow Flag	

# I- Conditional Flags

Conditional flags represent result of last arithmetic or logical instruction executed. Conditional flags are as follows:

1. Carry Flag (CF): This flag will be set to one if the addition of two 16-bit binary numbers produces a carry out of the most significant bit position or if there is a borrow to the MSB after subtraction. This flag is also affected when other arithmetic and logical instruction are executed. This flag indicates an overflow condition for unsigned integer arithmetic.

Auxiliary Flag (AF): If an operation performed in ALU generates a carry/barrow from lower nibble (i.e.  $D_0 - D_3$ ) to upper nibble (i.e.  $D_4 - D_7$ ), the AF flag is set i.e. carry given by  $D_3$  bit to  $D_4$  is AF flag. This is not a general-purpose flag, it is used internally by the processor to perform Binary to BCD conversion.

Parity Flag (PF): This flag is used to indicate the parity of result. If lower order 8-bits of the result contains even number of 1's, the Parity Flag is set and for odd number of 1's, the Parity Flag is reset. This flag can be used to check for data transmission error.

Zero Flag (ZF): It is set; if the result of arithmetic or logical operation is zero else it is reset.

Sign Flag (SF): This flag is set, when an MSB bit of the result is high after an arithmetic operation. When this flag is set the data in assumed to be negative and when this flag iszero it is assumed to be positive.

Overflow Flag (OF): Overflow means that the size of the result exceeded the storage capacity of the destination, and a significant digit has been lost. It occurs when signed numbers are added or subtracted. An OF indicates that the result has exceeded the capacity of machine.

### 11- Control Flags

Control flags are used to control certain operations of the processor. The application of these flags are different from that of six conditional flags. The conditional flags are set or reset by the EU on the basis of the result of some arithmetic or logic operations. The control flags are deliberately set or reset with specific instructions included in the program. Control flags are as follows:

#### 1. Trap Flag (TP):

- a. It is used for single step control.
- **b.** It allows user to execute one instruction of a program at a time for debugging.
- c. When trap flag is set, program can be run in single step mode.

#### 2. Interrupt Flag (IF):

- a. It is an interrupt enable/disable flag.
- b. If it is set, the maskable interrupt of 8086 is enabled and if it is reset, the interrupt is disabled.
  - c. It can be set by executing instruction STI and can be cleared by executing CLI instruction.

#### j3. Direction Flag (DF):

- a. It is used in string operation.
- b. If it is set, string bytes are accessed from higher memory address to lower memory address.
- c. When it is reset, the string bytes are accessed from lower memory address to higher memory address.
- d. It can be set by executing instruction STD and can be cleared by executing CLD instruction
- Direction Flag (DF) is used to control the way SI and DI are adjusted during the execution of a string instruction
  - DF=0, SI and DI will auto-increment during the execution; otherwise, SI and DI

### Example1

If the following addition is carried out,

0101 0101 0101 1110

the FLAGS register's condition flags are set as follows:

$$S (sign) = 0$$

$$Z$$
 (zero) =0

$$C (carry) = 0$$

### Example2

If instead the following were performed,

0101 0100 0011/1001

+ 0100 0101 0110 1010

1001 1001 1010 0011

the FLAGS register's condition flags world be set as follows:

$$Z (zero) = 0$$

P (parity) = 1 
$$C$$
 (carry) = 0

$$C$$
 (carry) =0

Ex: Show how the flag register is affected by the addition of 38H and 2FH.

Solution:

MOV BH,38H

BH=38H

ADD BH,2FH

BH = BH + 2F = 38 + 2F = 67H

38

0011 1000

+ 2F

0010 1111

67

0110 0111

. CF = 0 since there is no carry beyond d7

PF = 0 since there is odd number of 1's in the result

AF = 1 since there is a carry from d3 to d4

ZF = 0 since the result is not zero

SF = 0 since d7 of the result is zero

Ex: Show how the flag register is affected by the following addition

Solution:

MOV AX,34F5H

;AX =34F5H

ADD AX,95EBH

;AX = CAE0H

34F5

0011 0100 1111 0101

+ 95EB

1001 0101 1110 1011

CAE0

1100 1010 1110 0000

CF = 0 since there is no carry beyond d15

PF = 0 since there is odd number of 1s in the lower byte

AF = 1 since there is a carry from d3 to d4


ZF = 0 since the result is not zero

SF = 1 since d15 of the result is 1




# Real Mode Memory Addressing


Real mode memory Location = Segment + Offset Segment address located in a segment register; always appended with OH - Segments always have length of 64 Kb - Offset or displacement selects location Offset = F000 within 64 Kb of segment 16000 e.g. 1000:2000 gives location 12000H 64K byte segment Default Segment and Address 1000 10000 Registers e.g. code segment and instruction pointer CS:IP and stack segment and 00000 stack pointer SS:SP









- THE 8086 CAN ACCESS ANY ITEM THAT RESIDES IN A SEGMENT CURRENTLY POINTED TO BY ONE OF THE SEGMENT REGISTERS.
- TO ACCESS ITEMS IN OTHER SEGMENTS, THE SEGMENT REGISTER IS CHANGED TO POINT TO THE OTHER SEGMENT
- WHAT IS THE MAXIMUM AMOUNT OF MEMORY THAT THE 8086 CAN ACCESS AT ANY GIVEN INSTANT?



62



## **GENEMTING A MEMORY ADDREES**



Physical Address = Segment Register content 16 D + Offset.

# Offset Registers for various Segments

Segment register	CS	DS	ES	SS
Offset register(s)	IP .	SI, DI, BX	SI, DI, BX	SP, BP

# **Memory Address Calculation**


- □ Segment addresses must be stored in segment registers
- □ Offset is derived from the combination of pointer registers, the Instruction Pointer (IP), and immediate values


S	egment address	0000
_	Offset	
_	Memory address	;

☐ Examples

1


cs	3	4	8	A	0
IP +				1	
Instruction address	3	8	A	В	4






The offset is the distance in bytes from the start of the segment. The offset is given by the IP for the Code Segment. Instructions are always fetched with using the CS register.

The physical address is also called the absolute address.



The offset is given by the SP register.
The stack is always referenced with respect to the stack segment register.
The stack grows toward decreasing memory locations.
The SP points to the last or top item on the stack.

PUSH - pre-decrement the SP POP - post-increment the SP



Data is usually fetched with respect to the DS register. The effective address (EA) is the offset. The EA depends on the addressing mode.

Show how the code resides physically in the memory

CS:IP	Machine Language	Mnemonics
1132:0100	B057	MOV AL.57h
1132:0102	B686	MOV DH.86h
1132:0104	B272	MOV DL.72h
1132:0106	89D1	MOV CX,DX
1132:0108	88C7	MOV BH,AL
1132:010A	B39F	MOV BL,9F
1132:010C	B420	MOV AH,20h
1132:010E	01D0	ADD AX,DX
1132:0110	01D9	ADD CX,BX
1132:0112	05351F	ADD AX, 1F35h

### Logical and Physical Address

**Physical Address** is the 20-bit address that actually put on the address bus. Has a range of **00000H** – **FFFFFH** 

Offset Address is a location within 64K byte segment range. Has a range of 0000H – FFFFH

Logical Address consists of segment address and offset address.

#### Addressing in Code segment

To execute a program, the 8086 fetches the instructions from the code segment. The logical address of an instruction consists CS (Code Segment) and IP(instruction pointer).

 Physical Address is generated by shifting the CS one hex digit to the left and adding IP.

Example: CS:IP => 2500:95F3H

1. Start with CS

2500

2. Shift left CS

25000

3. Add IP

2E5F3 (25000+95F3)

The microprocessor will retrieve the instruction in turn memory locations starting from 2E5F3.

#### Ex: If CS=24F6H and IP=634AH, determine:

- a) The logical address
- b) The offset address
- c) The physical address
- d) The lower range of the code segment
- e) The upper range of the code segment
- a) The logical address is: 24F6:634A
- b) The offset address is:634A
- c) The Physical address is:24F60+634A= 2B2AA
- d) The lower range of the code segment: 24F6:0000 => 24F60+0000 =24F60
- e) The upper range of the code segment: 24F6:FFFF => 24F60+FFFF=34F5F

## Addressing in Data segment

The area of memory allocated strictly for data is called data segment. Just as the code segment is associated with CS and IP as segment register and offset. The data segment uses DS and an offset value. In 8086 BX, SI and DI are used to hold the offset address.

Ex: If DS=7FA2H and the offset is 438EH, determine:

- a) The physical address
- b) The lower range of the data segment
- c) The upper range of the data segment
- d) Show the logical address
- a) The Physical address is; 7FA20+438E= 83DAE
- b) The lower range: 7FA20(7FA20+0000)
- c) The upper range: 8FA1F(7FA20+FFFF)
- d) The logical address is; 7FA2:438E

#### Using the data segment

Assume that a program is needed to add 5 bytes of data (25H, 12H, 15H,1FH and 2BH)

One way:

MOV AL,00H

initialize AL

ADD AL,25H

ADD AL,12H

ADD AL,15H

ADD AL,1FH

ADD AL,2BH

AL=25+12+15+1F+2B

Other way: Assume that the offset for data segment begins at 0200H

DS:0200 = 25

DS:0201 = 12

D\$:0202 = 15

DS:0203 = 1F

DS:0204 = 2B

# SUMMARY OF REAL MODE MEMORY ADDRESSING

- allows addressing of only 1M byte of memory space. The first 1M byte of memory is called the real memory, conventional memory.
- All real mode memory addresses must consist of a segment address plus an offset address.
- Segment address :defines the beginning address of any 64K-byte memory segment.
- \* Offset address: selects any location within the 64K byte memory segment.

Segment	Offset	Special Purpose
cs	IP .	Instruction address
SS	SP or BP	Stack address
DS	BX, DI, SI, an 8-bit number, or a 16-bit number	Data address
ES	DI for string instructions	String destination address

Once the beginning address is known, the ending address is found by adding FFFFH. Because a real mode segment of memory is64K in length.

Segment Register		Starting Address	Ending Address
	2000H	20000H	2FFFFH
	2001H	20010H	3000FI-
	21000H	21000H	30FFFH
	AB00H	AB000H	BAFFFH
	1234H	12340H	2233FH

- The offset address is always added to the segment starting address to locate the data.
- Segment and offset address is sometimes written as 1000:2000
   (Logical address).
  - \* a segment address of 1000H; an offset of 2000H
  - \* Physical address = segment address\*(10)h + Offset address.